1/5




Fig. 1

2/5




Fig. 2

4/5

60




Fig. 4

Application No.: 09/802,289
Applicant: Ashley Saulsbury et al.
The: VLIW COMPUTER PROCESSING ARCHITECTURE HAVING A
SCALABLE NUMBER OF REGISTER FILES Sheet 5 of 5 10-1 Diag **Boot** 1/F I/F **Processor** 30-1 Core 12-1 20-1 Memory **DSM** Controller 24-1 210-3 22-1 Ex. I/O **DRAM** Link I/F 26-1-DRAM **DRAM** DRAM 210-1 14-1-N 14-1-1 14-1-2 10-3 10-2 Diag Diag I/F I/F **Processor Processor** 30-3 30-2 Core Core 12-3 12-2 20-3 20-2 Memory Memory **DSM** DSM Controller Controller 24-3 24-2 22-3 22-2 Ex. Ex. I/O DRAM 1/0 DRAM Link I/F Link l/F 26-3 26-2 DRAM **DRAM DRAM** DRAM **DRAM DRAM** 

Fig. 5

14-2-2

14-2-1

14-2-N

14-3-1

14-3-N

- 210-2

14-3-2